

Polmaddie6 User Manual

Issue -1.0

Foreword

PLEASE READ THIS ENTIRE MANUAL BEFORE PLUGGING IN OR POWERING UP YOUR POLMADDIE6 BOARD. PLEASE TAKE SPECIAL NOTE OF THE WARNINGS WITHIN THIS MANUAL.

Trademarks

Altera, QuartusII, Max10 and NIOS are the registered trademarks of Altera Inc, San Jose, California, US.

Polmaddie6 is a trademark of Enterpoint Ltd.

CONTENTS

Foreword	2
<u>Trademarks</u>	2
Introduction	4
Polmaddie6 Features	5
Getting Started	6
Polmaddie Features	7
Power Input	7
<u>Io Headers</u>	8
<u>FPGA</u>	10
Oscillator	10
Leds	11
Switches	12
<u>USB Interface</u>	13
Programming Polmaddie6	14
Mechanical Arrangement	15
Medical and Safety Critical Use	16
Warranty	16
Support	16

Introduction

Welcome to your Polmaddie board. Polmaddie is Enterpoint's low cost product range that offers an economical way to begin programming with FPGAs and FPGAs.

Polmaddie6 features Altera's low cost MAX10, which is highly flexible and facilitates development of simple microprocessor systems based on Altera's NIOS processor.

The aim of this manual is to assist in using the main features of Polmaddie6.

The Polmaddie board comes in several variants based on different devices. Polmaddie6 is based on an Altera Max10 10M08SAE144C8G FPGA. Should you require a board based on another member of the MAX10 family:

http://www.altera.com/literature/br/br-max10-brochure.pdf?GSA pos=6&WT.oss r=1&WT.oss=max10 please contact Enterpoint sales for a quote.




Figure 1 – Polmaddie6 Board

Polmaddie6 features




Figure 2 – Polmaddie6 Features

Getting Started

Your Polmaddie6 will be supplied pre-programmed with a 'traffic lights' test design. The test design will allow the user to determine that the LEDs and the push button switches of the Polmaddie6 board are working. To use this test you should:

- (1) Apply power to the Polmaddie6 board, either by connecting a 5V power supply to the 2.1mm jack socket or by plugging a cable into the USB socket, either from a USB power supply adapter or a PC.
- (2) The LEDs should light in a 'traffic lights' sequence. There is also Power indicator LED which will light to show that power is present and the 3.3V regulator is working.
- (3) Press SW1 (This is the left Push Button switch). The traffic lights sequence will reset to the beginning of the sequence.
- (4) Press SW2 (This is the right Push Button switch). The traffic lights sequence will pause until the switch is released.

Power Input

Polmaddie6 is powered either by connecting a 5V power supply to the 2.1mm jack socket or by plugging a cable into the USB socket, either from a USB power supply adapter or a PC.

The 5V supply is used to power the USB interface and to supply a voltage regulator producing 3.3V to power the FPGA, the LEDs and the oscillator. 3.3V is also available on pin 2 of each of the IO headers. If you decide to use this as a source of power for external circuitry please remember that the maximum total power available from the 3.3V Regulator is 2 Amps.




Figure 3 – Polmaddie Power Supply Features.

WARNING – THE REGULATORS MAY BECOME HOT IN NORMAL OPERATION ALONG WITH THE BOARDS THERMAL RELIEF. PLEASE DO NOT TOUCH OR PLACE HIGHLY FLAMABLE MATERIALS NEAR THESE DEVICES WHILST THE POLMADDIE6 BOARD IS IN OPERATION.

IO Headers




Figure 4 – Polmaddie6 Headers

The three 40-pin IDC Headers provide a simple mechanical and electrical interface for external signal inputs. The connectors on this header are on a 0.1inch (2.54mm), pitch and allow other electronic circuitry or user-designed add-on boards to be connected.

The headers each have 20 IOs routed to the FPGA. These are **NOT** 5V tolerant, the maximum input voltage should be limited to 3.3V. IO21 is a dedicated Analog input. All the other IO can be used as digital inputs or outputs. The headers each also have a permanent positive power pin on pin 2 and 19 permanent 0V connections as shown below:

Digital IO

Max10 digital IO are either High Speed or Low Speed. In the table below High Speed IO are shown shaded blue (pins 26 to 119) and Low Speed IO are shaded yellow (pins 6-25 and 120-132). More information about the IO specifications and capabilities is available from www.altera.co.uk/literature/lit-max-10.jsp

ı	LEFT H	IEADEF	?	TOP HEADER RIGHT HEADER										
PIN	USE	FPGA PIN	PIN	USE	PIN	USE	FPGA PIN	PIN	USE	PIN	USE	FPGA PIN	PIN	USE
1	IO40	33	2	3.3V	1	IO20	132	2	3.3V	1	IO60	96	2	3.3V
3	IO39	32	4	0V	3	IO19	131	4	0V	3	IO59	93	4	0V
5	IO38	30	6	0V	5	IO18	130	6	0V	5	IO58	92	6	0V
7	IO37	29	8	0V	7	IO17	127	8	0V	7	IO57	91	8	0V
9	IO36	28	10	0V	9	IO16	124	10	0V	9	IO56	90	10	0V
11	IO35	26	12	0V	11	IO15	123	12	0V	11	IO55	89	12	0V
13	IO34	25	14	0V	13	IO14	120	14	0V	13	IO54	87	14	0V
15	IO33	24	16	0V	15	IO13	119	16	0V	15	IO53	86	16	0V
17	IO32	22	18	0V	17	IO12	118	18	0V	17	1052	85	18	0V
19	IO31	21	20	0V	19	IO11	115	20	0V	19	IO51	84	20	0V
21	IO30	17	22	0V	21	IO10	114	22	٥V	21	IO50	81	22	0V
23	IO29*	14	24	0V	23	109	113	24	0V	23	IO49	80	24	0V
25	IO28*	13	26	0V	25	IO8	112	26	0V	25	IO48	79	26	0V
27	IO27*	12	28	0V	27	107	111	28	0V	27	IO47	78	28	0V
29	IO26*	11	30	0V	29	106	110	30	0V	29	IO46	77	30	0V
31	IO25*	10	32	0V	31	105	101	32	0V	31	IO45	70	32	0V
33	IO24*	8	34	0V	33	104	100	34	0V	33	IO44	69	34	0V
35	IO23*	7	36	0V	35	IO3	99	36	0V	35	IO43	65	36	0V
37	IO22*	6	38	0V	37	102	98	38	0V	37	IO42	64	38	0V
39	IO21*	3	40	0V	39	IO1	97	40	0V	39	IO41	62	40	0V

^{*}these signals have series 470 resistors and 10pf capacitors to ground so they can be used as analog inputs.

Analog Inputs

The Max10 device has one dedicated analog input (IO21) and eight optional analog/digital IO. When they are used for analog signals IO 22 to 29 are single ended inputs connecting to a 12 bit ADC with a maximum sampling rate of 1MHz. The maximum input voltage is 3.3V. More information about the Max10 analog capability can be found in http://www.altera.co.uk/literature/hb/max-10/ug_m10_adc.pdf from www.altera.com.

FPGA

The main device on the Polmaddie6 is the Altera Max10 10M08SAE144C8G FPGA. Device documentation can be obtained from:

http://www.altera.co.uk/literature/lit-max-10.jsp

Oscillator

The oscillator on Polmaddie6 is a 3.3V, 25MHz ASEM oscillator. This clock signal is routed directly through to the FPGA on **Pin 88**, which is a clock input.




Figure 5 – Polmaddie6 Oscillator

LEDs

Polmaddie6 has 13 LEDs.

LED 1 is a green power indicator LED and indicates the presence of the 3.3V supply. It cannot be controlled by the FPGA.

LEDs 2 to 13 are arranged in 4 blocks of three, each block having one red, one orange and one green LED. This means they can be used to simulate traffic lights. They are all controlled by the FPGA. They connect to the FPGA as shown below:

LED	FPGA PIN	COLOUR	LED	FPGA PIN	COLOUR
LED4	41	RED	LED10	74	RED
LED2	39	ORANGE	LED8	75	ORANGE
LED3	38	GREEN	LED9	76	GREEN
LED7	135	RED	LED13	106	RED
LED5	138	ORANGE	LED11	105	ORANGE
LED6	141	GREEN	LED12	102	GREEN





Figure 6 – Polmaddie6 LEDs

Switches

Polmaddie6 has two push button switches; to use these switches the IO pins connected to the switches must have a pull up resistor setting in the constraints file. This means that when a switch is activated a low level signal will be detected on the FPGA pin.

The two switches are connected to the following IO pins:

SW1	SW2			
66	50			



Figure~7-Pol maddie 6~Switches

USB Interface

The USB interface on the Polmaddie6 is achieved using an FT232H USB to serial UART interface. The datasheet and drivers for this device are available from http://www.ftdichip.com. When appropriate drivers are installed the Polmaddie6 USB port should be detected as a serial port. Alternative data optimised drivers are also available from FTDI. The FT232H is connected to the FPGA and provided a simple UART, or other converter, is implemented then the data sent over the USB serial port can be used either as control and/or data information. This allows a host computer to act in a number of ways including system control and data storage functions.

The FT232H can also supply a clock to the FPGA using the ACBUS5 signal. This I/O can be programmed by tools available from FTDI to output different frequencies or perform other functions.

The ADBUS(0:3) signals are connected to the JTAG interface to facilitate reconfiguration of the FPGA via USB.

The connections between the USB device and the FPGA are shown below:

FT232H PIN	FT232H PORT	JTAG	FPGA PIN
	FUNCTION	FUNCTION	
16	CTS#	TMS	16
19	DCD#		58
18	DSR#		59
20	RI#		57
15	RTS#	TDO	20
17	DTR#		60
13	TXD	TCK	18
14	RXD	TDI	19

The FT232R connections ACBUS0 to ACBUS9 are routed to FPGA:

FT232R	FPGA PIN
ACBUS0	56
ACBUS1	55
ACBUS2	54
ACBUS3	52
ACBUS4	51
ACBUS5	27
ACBUS6	46
ACBUS7	45
ACBUS8	44
ACBUS9	43 (JTAG_ENABLE)

Programming Polmaddie6

The programming of the FPGA on Polmaddie6 can be achieved using the Altera tool QuartusII. Version 4.0.2 or later is required to program the Max 10 device. It is anticipated that a JTAG connection will be used in conjunction with this software. There is a single JTAG chain on Polmaddie6 which allows the programming of the FPGA. We recommend you use the Enterpoint PROG4 programmer.




Figure 8-Polmaddie6 JTAG

The JTAG interface can be enabled to allow configuration to take place or disabled to allow the JTAG pins to function as USB signals or GPIO. This functionality is selected using the jumper header J4. With the jumper fitted to the lower two pins JTAG functionality is selected. For alternative uses the jumper must be fitted to the upper two pins of J4. This JTAG enable signal can also be controlled via the ACBUS9 signal of the FT232H USB device, in which case the jumper should not be fitted.

The JTAG connector has a layout as follows:

GND	GND	GND	GND	GND	GND	GND (pin1)
NC (pin14)	NC	TDI	TDO	TCK	TMS	3.3V

Using the QuartusII programmer the JTAG chain appears like this:





Figure 9- Polmaddie6 JTAG CHAIN

Max10 has internal flash memory to hold the configuration data.

File conversion:

In the Quartus main menu, choose File, Convert Programming files.



The Mode drop-down menu (that defaults to '1-bit Passive serial') needs to be changed to 'Internal Configuration. Add your .sof file to the dialogue box and choose 'Generate.

Mechanical Arrangement

Dimensions are in millimetres. The three 40-way connectors are arranged on a 0.1 inch grid relative to eachother.




Figure 10- Polmaddie6 Mechanical Arrangement

The PCB is 1.6mm thick and the tallest component is the power jack which is approximately 11mm high. Dimensions are subject to manufacturing tolerances.

Medical and Safety Critical Use

Polmaddie6 boards are not authorised for the use in, or use in the design of, medical or other safety critical systems without the express written person of the Board of Enterpoint. If such use is allowed the said use will be entirely the responsibility of the user. Enterpoint Ltd will accepts no liability for any failure or defect of the Polmaddie6 board, or its design, when it is used in any medical or safety critical application

Warranty

Polmaddie6 comes with a 90 return to base warranty. Enterpoint reserves the right not honour a warranty if the failure is due to maltreatment of the Polmaddie6 board.

Outside the warranty period Enterpoint offers a fixed price repair or replacement service. We reserve the right not to offer this service where a Polmaddie6 has been maltreated or otherwise deliberately damaged. Please contact support if need to use this service.

Other specialised warranty programs can be offered to users of multiple Enterpoint products. Please contact sales on <u>boardsales@enterpoint.co.uk</u> if you are interested in these types of warranty,

Support

Enterpoint offers support during normal United Kingdom working hours 9.00am to 5.00pm. Please examine our Polmaddie6 FAQ web page and the contents of this manual before raising a support query. We can be contacted as follows:

Telephone - +44 (0) 121 288 3945 Email - <u>support@enterpoint.co.uk</u>