 |
Darnaw1
Design
Services Intellectual
Property Design Rescue
Seminars Support Contact
History News Careers
TechiTips Partners
Darnaw1
XAPP445 - Configuring Spartan-3E FPGAs with SPI Flash Memories
Answer 25377 - Indirect(JTAG) programming of SPI Flash connected to Spartan-3E is not supported until ISE version 10.1.
Customer Projects
Darnaw1 modules are now available. Our newsletter can joined if you wish to be informed of new product releases.
The first Darnaw1 release will be a module using SpartanTM-3E XC3S1200E. Darnaw1 is a PGA style module allowing use of the latest XilinxTM SpartanTM-3E FPGA in low technology PCB, prototype or wire wrap boards.
Price
DW1-1200EC-128M-16M (XC3S1200E (C GRADE), 128M SDRAM, 16Mbit SPI Flash) is GBP£70, US$140, 110 Euro at 1 off.
DW1-1200EI-128M-16M (XC3S1200E (I GRADE), 128M SDRAM, 16Mbit SPI Flash) is GBP£110, US$220, 165 Euro at 1 off.
DW1-1600EC-128M-16M (XC3S1600E (C GRADE), 128M SDRAM, 16Mbit SPI Flash) is GBP£100, US$200, 150 Euro at 1 off.
FPGA - XilinxTM SpartanTM-3E XC3S1200E-4FGG400C (XC1600E also possible).
PGA_I/O - 219 FPGA user I/O available. 3 of the 4 bank voltages are set by user wiring. (2.5V and 1.2V available as outputs from on-board regulators, 3,3V is the input supply). 10 pins for FPGA and SPI programming supporting in target programming. Power supplies and bank voltages - 33 pins. No-connects - 11 pins.
It also is possible to operate the Darnaw1 in a reduced pinout with only the outer and inner pins of the PGA used. This configuration gives enough power pins to operate and 110 I/O and can make connections to the PGA much simpler on your target. (Note that some pins in the mid rows are used for in target programming features. This does not affect JTAG/SPI header operation on the Darnaw1 itself.)
Flash Memory (configuration + storage) - 16Mbit SPI Flash. Usually a ST Microelectronics M25P16 but may vary from batch to batch.
SDRAM - 128Mbit in 8Mx32 configuration. Usually a Micron MT48LC4M32B2 fitted but may vary from batch to batch.
Oscillator - Usually 32MHz 7x5 oscillator will be fitted. Occasionally we make vary this based on part availability. If you need a specific value please confirm with sales.
Input Power Supply - Notional single 3.3V input only needed. On board regulators for 2.5V and 1.2V.
Bank Voltages - Banks 0,1,2 are set by host by connecting suitable power to appropriate PGA pins. 2.5V is available as an output on PGA pins and can be used for variable bank voltages. Bank3 is fixed at 3.3V.
LEDs - 8 LEDs available.
SPI/JTAG - Separate SPI and JTAG 2x7 2mm Xilinx standard programming headers are implemented. There is also a jumper to hold FPGA in pre-configuration state.
For OEM and quantity customers we can offer Bill of Materials customisation to fit your specific needs. This can offer cost reduction or feature enhancement depending on your requirements.
|
|